CMOS Circuit Design, Layout,and Simulation (Record no. 822)

MARC details
000 -LEADER
fixed length control field 02306nam a22002177a 4500
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20200917150038.0
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 190207b ||||| |||| 00| 0 eng d
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
International Standard Book Number 9788126520374
040 ## - CATALOGING SOURCE
Transcribing agency 0
082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER
Classification number 621.304
Item number BAK
100 ## - MAIN ENTRY--PERSONAL NAME
Personal name Baker, Jacob R
245 ## - TITLE STATEMENT
Title CMOS Circuit Design, Layout,and Simulation
Statement of responsibility, etc. R. Jacob Baker.
260 ## - PUBLICATION, DISTRIBUTION, ETC.
Place of publication, distribution, etc. New York :
Name of publisher, distributor, etc. IEEE Press, wiley
Date of publication, distribution, etc. ©2005.
300 ## - PHYSICAL DESCRIPTION
Page number xxxiii, 1038 pages :
Other physical details illustrations
Dimensions 25 cm.
505 ## - FORMATTED CONTENTS NOTE
Title Ch. 1. Introduction to CMOS design --<br/>
-- Ch. 2. well --<br/>
-- Ch. 3. metal layers --<br/>
-- Ch. 4. active and poly layers --<br/>
-- Ch. 5. Resistors, capacitors, MOSFETs --<br/>
-- Ch. 6. MOSFET operation --<br/>
-- Ch. 7. CMOS fabrication / Jeff Jessing --<br/>
-- Ch. 8. Electrical noise : an overview --<br/>
-- Ch. 9. Models for analog design --<br/>
-- Ch. 10. Models for digital design --<br/>
-- Ch. 11. inverter --<br/>
-- Ch. 12. Static logic gates --<br/>
-- Ch. 13. Clocked circuits --<br/>
-- Ch. 14. Dynamic logic gates --<br/>
-- Ch. 15. VLSI layout examples --<br/>
-- Ch. 16. Memory circuits --<br/>
-- Ch. 17. Sensing using [Delta][Sigma] modulation --<br/>
-- Ch. 18. Special purpose CMOS circuits --<br/>
-- Ch. 19. Digital phase-locked loops --<br/><br/>
-- Ch. 20. Current mirrors --
-- Ch. 21. Amplifiers --<br/>
-- Ch. 22. Differential amplifiers --<br/>
-- Ch. 23. Voltage references --<br/>
-- Ch. 24. Operational amplifiers I --<br/>
-- Ch. 25. Dynamic analog circuits --<br/>
-- Ch. 26. Operational amplifiers II --<br/>
-- Ch. 27. Nonlinear analog circuits --<br/>
-- Ch. 28. Data converter fundamentals --<br/>
-- Ch. 29. Data converter architectures.
520 ## - SUMMARY, ETC.
Summary, etc. CMOS: Circuit Design, Layout, and Simulation, Second Edition covers the practical design of both analog and digital integrated circuits, offering a vital contemporary view of a wide range of analog/digital circuit blocks, the BSIM model, data converter architectures, and much more. This edition takes a two-path approach to the topics; design techniques are developed for both long- and short-channel CMOS technologies and then compared. The results are multidimensional explanations that allow readers deep insight into the design process
650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name entry element Metal oxide semiconductors, Complementary -- Design and construction. .
650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name entry element Integrated circuits -- Design and construction.
650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name entry element Metal oxide semiconductor field-effect transistors
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Source of classification or shelving scheme Dewey Decimal Classification
Koha item type Books
952 ## - LOCATION AND ITEM INFORMATION (KOHA)
-- 2005
952 ## - LOCATION AND ITEM INFORMATION (KOHA)
-- 2006
952 ## - LOCATION AND ITEM INFORMATION (KOHA)
-- 2007
952 ## - LOCATION AND ITEM INFORMATION (KOHA)
-- 2008
952 ## - LOCATION AND ITEM INFORMATION (KOHA)
-- 2009
Holdings
Withdrawn status Lost status Source of classification or shelving scheme Damaged status Not for loan Home library Current library Shelving location Date acquired Total Checkouts Full call number Barcode Date last seen Price effective from Koha item type Total Renewals Date last checked out Checked out
    Dewey Decimal Classification     IIITDM Kurnool IIITDM Kurnool General Stacks 07.02.2019   621.3.049.77 BAK 0001870 07.02.2019 07.02.2019 Books      
    Dewey Decimal Classification     IIITDM Kurnool IIITDM Kurnool General Stacks 07.02.2019 1 621.3.049.77 BAK 0001871 26.11.2019 07.02.2019 Books 4 06.08.2019  
    Dewey Decimal Classification     IIITDM Kurnool IIITDM Kurnool General Stacks 07.02.2019   621.3.049.77 BAK 0001872 07.02.2019 07.02.2019 Books      
    Dewey Decimal Classification     IIITDM Kurnool IIITDM Kurnool General Stacks 07.02.2019   621.3.049.77 BAK 0001873 07.02.2019 07.02.2019 Books      
    Dewey Decimal Classification     IIITDM Kurnool IIITDM Kurnool General Stacks 07.02.2019 1 621.3.049.77 BAK 0001874 24.12.2024 07.02.2019 Books   24.12.2024 22.01.2025
LIBRARY HOURS
Mon - Sat : 9:00 AM - 5.30 PM
Library will remain closed on public holidays
Contact Us

Librarian
Central Libray
Indian Institute of Information Technology Design and Manufacturing Kurnool
Andhra Pradesh - 518 007

Library Email ID: library@iiitk.ac.in

Copyright @ Central Library | IIITDM Kurnool

Powered by Koha