Introduction to VLSI systems : a logic, circuit, and system perspective / Ming-Bo Lin.
Material type: TextPublication details: Boca Raton, FL : CRC Press, c2012.Description: xxix, 885 p. : ill. ; 26 cmISBN:- 9781439868591 (hardcover : alk. paper)
- 143986859X (hardcover : alk. paper)
- 621.304 23 LIN
- TK7874.75 .L56 2012
Item type | Current library | Call number | Status | Date due | Barcode |
---|---|---|---|---|---|
Books | IIITDM Kurnool General Stacks | 621.3.049.771.15 LIN (Browse shelf(Opens below)) | Available | 0000870 | |
Books | IIITDM Kurnool General Stacks | 621.3.049.771.15 LIN (Browse shelf(Opens below)) | Available | 0000871 |
Browsing IIITDM Kurnool shelves, Shelving location: General Stacks Close shelf browser (Hides shelf browser)
621.3.049.77 RAZ Fundamentals of microelectronics | 621.3.049.77 RAZ Fundamentals of microelectronics | 621.3.049.771.15 LIN Introduction to VLSI systems : | 621.3.049.771.15 LIN Introduction to VLSI systems : | 621.3.049.771.15 WOL Modern VLSI design : IP based design | 621.3.049.771.15 WOL Modern VLSI design : IP based design | 621.3.049.771.15 WOL Modern VLSI design : IP based design |
1. Introduction; 2. Fundamentals of MOS Transistors; 3. Fabrication of CMOS ICs; 4. Layout Designs; 5. Delay Models and Path-Delay Optimization; 6. Power Dissipation and Low-Power Designs; 7. Static Logic Circuits; 8. Dynamic Logic Circuits; 9. Sequential Logic Designs; 10. Datapath Subsystem Designs; 11. Memory Subsystems; 12. Design Methodologies and Implementation Options; 13. Interconnect; 14. Power Distribution and Clock Designs; 15. Input/Output Modules and ESD Protection Networks; 16. Testing, Verification, and Testable Designs
IntroductionMOS Transistors as SwitchesVLSI Design and FabricationImplementation Options of Digital SystemsFundamentals of MOS TransistorsSemiconductor Fundamentals The pn Junction MOS Transistor Theory Advanced Features of MOS Transistors SPICE and Modeling Fabrication of CMOS ICs Basic Processes Materials and Their Applications Process Integration Enhancements of CMOS Processes and DevicesLayout DesignsLayout Design Rules CMOS Latch-Up and Prevention Layout Designs Layout Methods for Complex Logic Gates Delay Models and Path-Delay Optimization Resistance and Capacitance of MOS TransistorsPro
Includes bibliographical references and index.
There are no comments on this title.